• News
• EDA Administration
• Misc
  • Modules usage
  • Cadence ISCAPE
  • How to print your Cadence layout in A0
  • LVS with a GDS2 file and a verilog netlist
  • Mentor's Calibre in Cadence
  • Commandline DRC/Extract
  • Commandline LVS
  • Mixed Signal Simulation
  • Generate abstract
  • Setup the AMIS HK
  • HSpice MT
  • Usage of the FlexLM utils
  • How Monte Carlo Analysis Works
  • How to use DRACULA DRC
• Downloads (internal)
• Chipdatabase
• Privat (protected)
• Links

Search

Sitemap | ASIC | ASIC-CC | Contact | Deutsch

Dracula DRC/Extract from commandline

With this two shell scripts you can start a DRC/Extract process.

Usage for the drc.sh and extract.sh script:

./drc.sh mylib mycell
./extract.sh mylib mycell

Below you see the command which is executed:

ivVerify drc mycell layout -lib mylib -set "no_grid no_erc" -full -join
ivVerify extract mycell layout -lib mylib -set "capall" -join

For more options have a look in the openbook and search for ivverify. The options of -set depends on the process do you use. Look in the DRC/Extract GUI for the switches name.

• -full -> Speciefies that a full analysis is to be perfomed for DRC.
• -join -> Merges nets with the same name.
• -macro -> Performs macro cell extraction.
• -hier -> Performs hierarchical analysis.