• Navigation
  • |
  • Content
Ruprecht-Karls-Universität Heidelberg
KIP-Logo
  • News
  • EDA Administration
  • Misc
    • Modules usage
    • Cadence ISCAPE
    • How to print your Cadence layout in A0
    • LVS with a GDS2 file and a verilog netlist
    • Mentor's Calibre in Cadence
    • Commandline DRC/Extract
    • Commandline LVS
    • Mixed Signal Simulation
    • Generate abstract
    • Setup the AMIS HK
    • HSpice MT
    • Usage of the FlexLM utils
    • How Monte Carlo Analysis Works
    • How to use DRACULA DRC
  • Downloads (internal)
  • Chipdatabase
  • Privat (protected)
  • Links
Search
Sitemap | ASIC | ASIC-CC | Contact | Deutsch
Home > Misc > Mixed Signal Simulation

Mixed Signal Simulation with Cadence for UMC

Setup a mixed signal simulation for the UMC process.
  • Create a schematic which contains all the analogue and digital parts to simulated
Mixed Signal Schematic counter.v
stimuli.v Analog part Schematic Counter verilog Stimuli verilog Create new config view Default init config view Default config view Schematic with partition Define input voltage Define output voltage Analog artist Waveform viewer
up
© Copyright Universität Heidelberg | Impressum | Datenschutzerklärung